Abstract -We have decomposed the modeling of the fieldeffect transistors into the two independent parts: the current continuity based kinetics and the charge neutrality based electrostatics. The former part, that is universal for all FETs, leads to an explicit and closed form of I-V characteristics as a function of the total channel charge. The latter part, which is specific for a particular material and geometric configurations can be considered as an independent engineering task. The quantum capacitance and the interface trap density are consistently incorporated into the solution of the current continuity equation in the diffusion-drift approximation, providing a complete consistency in the current and the capacitance small-signal characteristics.
I. INTRODUCTION
he demands of advanced chip design in microelectronics is pushing the industry to develop new compact MOSFET models for design of advanced chip architectures [1] . A comparative analysis of different approaches to the MOSFET compact modeling was given in [2] . It is well-known the channel current in the field-effect transistors has in principle a diffusion-drift form due to fundamental non-uniformity of the charge distribution along the channel [3] . Despite this fact, most of the compact MOSFET models based anyway on a formal integration of the drift-like dependence D I G dV dx  [4, 5] , where G is the channel conductance formally depending on the gate G V and the drain D V biases. This inconsistency leads often to a piecewise description of transistor operation in different modes, which is artificially corrected by formal interpolation procedures. We pointed in [6] , that a consistent description of I-V characteristics in nonlinear electronic devices can be constructed on only the joint solution of the Poisson and current continuity equations. We argued that such theory, relying only upon the general principles of current continuity and electric neutrality along the channel (used instead of the exact solution of Poisson's equation), is universal and can be used for any configurations of the field-effect transistors (FETs). A particular form of device geometry and material equations has to enter the theory only through the total node capacitances and through a dependence of the total channel charge C Q on the Manuscript received October 4, 2018. Gennady Zebrev is with the Department of Micro-and Nanoelectronics of National Research Nuclear University MEPHI, Moscow, Russia external node biases. This point is very important since a use of the areal capacitance and the local charge density variables in the deeply scaled devices is problematic because of the fringing effects and non-uniformities in nanoscale devices. We consider a calculation of the full channel charge C Q as a separate technical task, specific for different FETs. A particular form of
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should be determined from electrostatic consideration, which is different for the different device configurations (bulk or SOI FETs, FinFETs, double gate FETs, etc.). The fundamental quantum capacitance and the parasitic interface trap capacitance should be consistently implemented into the structure of the core model. We describe in this paper an advanced version of the diffusion-drift model [6] meeting these requirements and formulated in a general, consistent and physically transparent form.
II. DIFFUSION-DRIFT THEORY
A. Diffusion to drift current ratio
The diffusion-drift nature of the channel current implies a use of the electrochemical potential notion. The full diffusiondrift current is determined by the gradient of electrochemical potential q
is a lateral electric field. As shown in Ref. [6] , the diffusion to the drift current ratio  can be derived from the electric neutrality requirement along the channel of MOS structure in the gradual channel approximation 
where 0 D is the electron diffusivity, 0 C Q is the total "equilibrium" channel charge at zero drain bias, which will be considered below as a known function of gate voltage. As well as the channel charge The quantum capacitance is usually ignored in the MOSFET modeling. Actually, the quantum capacitance Q C is very low in the subthreshold operation mode ( ,,
extremely high in the strong inversion regime ( ,,
). In the former case, Q C is masked by the parasitic interface trap and the depletion layer capacitances. In the latter case, Q C is typically insignificant in the silicon FETs (in contrast to graphene FETs) due to the series connection with the geometrical capacitance OX C (see, the inset in Fig. 1 ). Nevertheless, we will see below that the quantum capacitance is a key concept in the construction of the consistent MOSFET theory.
B. I-V characteristics from the continuity equation solution
The key point of the original approach [6] is an explicit analytical solution of the continuity equation for the channel current density. The total diffusion-drift drain current ( 
)
     has to be conserved along the channel in a quasi-static approximation. Assuming that the carrier's mobility and  are coordinate-independent along the channel, we have the continuity equation in a form
that yields the equation for the electric field distribution along the channel
Notice that this equation and electric field
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Ex have nothing to do with the built-in electric fields in generally non-uniform channels that can be calculated as a result of the Poisson's equation even for zero drain-source bias. A direct solution of the ordinary differential equation Eq. 5 yields
where
is the electric field near the source, which should be determined from the condition imposed by a fixed sourcedrain electrochemical potential difference
where L is the channel length. Based on (6) and (7), the explicit expression for   0 E and electrochemical potential distribution along the channel can be derived
Here,
near the source ( 
where W is the FET width,
electron density near the source. Thus, the MOSFET drain current ID can be figured out in a closed explicit form as follows 00 2
Defining the electrostatic saturation drain bias as
where the channel conductance in the linear region is defined as follows
In view of (2) and (3), the direct calculation yields 2 21
We took into account in (13) that the electrostatic saturation regime corresponds to a non-uniform charge distribution in the channel. In contrast to 0 C Q , the total "nonequilibrium" channel charge
should also depend on the drainsource bias.
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The formula (14) yields a convenient approximation for the self-consistent calculation of
Note, that
in strong inversion. Thus, the equations (11-14) represent a closed, consistent and explicit analytical computational scheme for evaluation of the drain current as a function of 0 C Q . It is notable that I-V characteristics of the field-effect transistors can be equivalently and self-consistently rewritten in an intuitively clear and concise form
where the transit time is defined as
The same relation for the transit time can be consistently obtained in the following way [9] 
where the lateral electric field in the channel
 
Ex is an accurate solution of Eq.(5).
III. APPLICATIONS
A. Inverse logarithmic slope and transconductance
Another important small-signal characteristics of the fieldeffect devices is the inverse logarithmic slope
, which is a measure of the gate control over drain current, relating with the transconductance
This relation makes S an extremely important parameter in the well-known mD gI sizing methodology in the analog CMOS circuits [10] . Fig. 1 
where m is often referred to as an ideality factor. It corresponds to the well-known subthreshold slope measured in Volts per decade of the gate voltage
. (20) The inverse slope above the threshold is estimated as
is the threshold voltage), where n = 1 in the linear regime and n = 2 in the saturation. Thus defined logarithmic slope describes in a unified way both the strong inversion and the weak inversion regions.
In contrast to the extensive tranconductance (i.e., dependent on W/L), the inverse logarithmic slope S (as well as DSAT V ) is a thermodynamically intensive variable, i.e., independent of the channel size and shape. Comparing DSAT V (13) and S (19), one gets 
C. Gate capacitance and channel capacitance
The low-frequency gate capacitance can be defined as a derivative of the total gate charge with respect to the gate voltage
We define the channel capacitance as follows [11]
Equation one can get the useful relations
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In view of (26) and (27), the gate and the channel capacitances are related with each other
As can be seen directly from (30), the interface traps and depletion layer impair the gate control over the channel charge.
D. Transit time and field effect mobility
The transit time (see, equations (15) (16) (17) ) can be expressed as a function of the channel capacitance and transconductance
Note that all variables are assumed to be non-linear functions of 
Then, using an operational definition of 
The transit time in the linear regime is dependent only on microscopic mobility, and not on parasitic capacitances
E. Delay time and cut-off frequency in digital and analog circuits
The extrinsic cut-off frequency 
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This expression is very similar to the extrinsic cutoff frequency for bipolar transistors [12] . Further, the node delay time metrics in digital circuits can be defined as follows [13]  
where L C is the load capacitance. Then, it could be estimated accurately
Thus, the extrinsic delay time composed of intrinsic delay, intrinsic parasitic delay and the extrinsic parasitic delay.
This point shows a complete consistency in the description of the current and capacitance parameters in the context of our approach, which is impossible without a use of explicit quantum capacitance consideration.
IV. DISCUSSION AND CONCLUSION
We have developed a physical approach for construction of I-V characteristics in the field-effect transistors based on a consistent solution of continuity equation in diffusion-drift approximation. It was first shown that the quantum capacitance has to be an integral part of the FET theory that allows a continuous and consistent description of I-V characteristics. The fundamental channel quantum capacitance and parasitic interface trap density spectrum have been accurately and consistently implemented into the model structure.
The simulated FET I-V characteristics were shown can be represented accurately in different equivalent forms as functions of observable differential and large-signal parameters.
A key point is that the total channel charge is considered as a basic variable. This allows considering the geometric shortchannel effects as a separate engineering task, bound by electrostatics of the specific device configuration.
Another crucial short-channel effect, the carrier velocity saturation, requires generally an accurate solution of the current continuity equation. The problem is the dependence of the drift velocity on the channel electric filed is generally unknown and often approximated phenomenologically in an inconvenient piecewise form [14] . This makes the exact analytical solution of the continuity equation meaningless since the choice of the mobility dependence approximation   0 E  strongly affects the functional form of the continuity equation solution [15] . An alternative phenomenological approach was proposed in [8, 16] where the electrostatic saturation voltage DSAT V in a basic equation (11) This approach was validated on the extensive experimental data (see, e.g., [17] ).
We believe that being based on the fairly general physical principles, the described approach can be the basis for the development of the universal compact models of the field-effect transistors of different types.
